



US011711023B2

U.S. Patent and Trademark Office  
PTO - U.S. Patent and Trademark Office

(54) **METHODS AND CIRCUITS FOR SENSING**

573553 (2013.01); HU201335515 (2013.01);

ISOLATED POWER CONDUCTOR  
VOLTAGE ACROSS THE ISOLATION  
BARRIER

(2013.01)

(58) **Field of Classification Search**

Kingston (CA)

2025721; U00142/335524; V00170/00, 1022; P010

See application file for complete search history.

(72) Inventors: Yan-Fei Liu, Kingston (CA); Yang

(50)

Designations: Cited

**US 11,711,023 B2**

Page 2

---


363/17

U.S. PATENT DOCUMENTS


References Cited

363/21.02


363/21.02









**Fig. 4 (Prior Art)**




Primary Side Secondary Side











2

iment the first sensing circuit comprises a  
DOLLED, GOLTED, OLEUM

1

## METHODS AND CIRCUITS FOR SENSING

In one embodiment

ment the control circuit includes a feedback

5 In one embodiment  
circuit comprising a second sensing circuit that senses the

secondary side output voltage of the isolated power converter and uses the sensed secondary side output voltage and

barrier to the primary side of the isolated power converter:

wherein a steady state output voltage is determined using the reference voltage; wherein the first microcontroller calcu-

10 isolator that transforms the error voltage across the isolation contents of which are incorporated herein by reference to their entirety.

LD

y current through the

isolated power converters. Micro  
controller methods and circuits for

secondary side

primary side power switching devices of the isolated power

FIE

15 to update a steady state reference voltage and the first microcontroller uses the sensed secondary side output voltage and the steady state gain to calibrate an actual gain of the first

accurate sensing of the output voltage of isolated power

sensing circuit to determine an actual se

This invention relates to

specifically the invention

10 accurate sensing of the output voltage of isolated power converter, wherein the first microcontroller uses the sensed secondary side output voltage and the steady state gain to calibrate an actual gain of the first

15 the converter isolation barrier to achieve accurate output

secondary side output voltage from the control signal and primary side power switching devices of the isolated power converter to regulate the secondary side output voltage at a selected value.

using the value of the secondary side output voltage

In one embodiment the control signal is produced using a first primary side circuit comprising a magnetizing inductor

herein.



or a digital isolator OP2. The optocoupler or digital isolator improved by automatically calibrating its steady state operating point with the output voltage feedback loop using an

transfers the id

For example, if at steady state, the output voltage is  $V_o=30V$  for  $V_{dc}$  sensing. If  $V_o$  has a very fast change, the  $V_{dc}$  cannot be measured accurately by MCL2 at the first instance of the output change.

Therefore, if the measured  $V_{dc}$  is 2.5V, the actual output can be measured accurately by MCL2 at the second instance of the output change.

Similarly, if measured  $V_{dc}$  will take  $V_{dc}$  about 200  $\mu s$  to change from 3V to 3.3V. This

primary side as 25V ( $=2.5V/0.1$ )

3.5V, the actual output voltage  $V_o$  can be predicted as 25V

delay should be considered in the design. In some designs, it may be preferred to have a delay even

delay is not desired, or even not allowed.

be substantially avoided by the embodiment.

With the output voltage  $V_o$  is an oscillating signal, the output voltage  $V_o$  is converted into a PWM signal  $V_{PWMS}$  using a

comparator and sawtooth wave  $V_{sw}$ .  $T_{high}$  is the logic

high time interval of that PWM signal and is proportional to

100° C., the peak value of the sawtooth signal may change

$V_{PWMP}$  is used to control the on and off operation of the gain of the PWM  $V_o$  sensing circuit. When  $V_{PWMP}$  is at logic High Level,  $Q_P$  is off and the capacitor  $C_1$  is charged by constant current amplifier and analog optocoupler. the actual gain of the generated by  $On$ ,  $Dz$  (Zener diode),  $R_e$  and  $R_h$ ,  $C_1$  voltage

PWM  $V_o$  sensing circuit is updated and the actual output rises linearly. At the end of  $T_{high}$ , the voltage at  $C_1$  is

calculated by  $V_{op} = V_{op1} + V_{op2}$

of the  $V_o$  is sent to MCL2 via

If the LLC converter used is a single stage AC to DC, the  $C_1$  voltage at the turning edge time instant. Therefore,  $V_{op}$  is calculated with Digital-to-Analog Converter (DAC) the output of  $MCL2$  is sent to  $MCU2$  via  $I^2C$  bus and the output of  $MCU2$  is sent to  $OP2$ . The  $V_o$  will contain a steady state DC component, which is turned on and the amplitude of the  $V_o$  is controlled by a double line frequency AC ripple voltage (0.001 peak value of  $C_1$  ( $V_{op1}$ )) is calculated from the following equation:

Hz for Europe and Asia and 120 Hz for North America). For equation:

available the DC value of  $V_o$  may be  $V_o\_DC=30V$ . The

$V_{op}-V_{pk1}=IC_1*$

$$V_{op}=V_{op1}+V_{op2}$$

$$(9)$$

peak value of  $C_1$ ,  $V_{pk1}$  ( $=V_{op}$ ), is proportional to the logic frequency AC ripple of  $V_{op\_rip}=0.5V$  (peak to peak). In this case, the steady state DC value of  $V_o$  and  $C_1$  are proportional to  $V_{op}$ ,  $T_{high}$  increases,  $T_{high}$  increases, and therefore,  $V_{op}$  may be used to calibrate the actual gain of the PWM  $V_o$  sensing circuit. Steady state  $T_{high}$  is calculated by taking the average of the sampled  $V_{op}$  voltage over the period of time  $(T_{high} \times 1000)$  (e.g. 120 ms). The actual gain of the PWM  $V_o$  sensing circuit with PEC

$$V_{pk1}*(V_{op}-V_{op1})/Re/C_1$$

$$(10)$$

**FIG. 11****Accurate PWM Vo sensing**

Another embodiment, shown in FIG. 11, provides an accurate PWM  $V_o$  sensing circuit that achieves accuracy of  $\pm 3\%$  or better. In this circuit, another digital controller MCUT<sup>1</sup> is used at the secondary side. The output voltage  $V_o$  is sensed.

**FIG. 12****Accurate PWM Vo sensing**

It is assumed that when  $V_o$  is at steady state value, say as 30V, MCUT will produce a logic high time of 10 us. Another embodiment, shown in FIG. 12, provides an accurate PWM  $V_o$  sensing circuit that achieves accuracy of  $\pm 3\%$  or better. In this circuit, another digital controller MCUT<sup>1</sup> is used at the secondary side. The output voltage  $V_o$  is sensed.

involves (OP2) provides an output signal with digital isolators, since both signals are PWM signals.

proportional to the actual value of  $V_o$ . Using the calibration circuit described above, the error signal may be used by a microcontroller to provide a PWM signal.

The part of claim 1 wherein the first

sensing

with respect to the embodiment of FIG. 8 may also be used.

The central circuit of claim 1, wherein the first

microcontroller executes a logic high

bit of the PWM signal and uses the

contents of the specified documents are incorporated

changes in the

the invention is

wherein the first microcontroller samples a voltage across

the capacitor at a sampling time set by a period of the

PWM signal received from the first isolator.

3. The central circuit of claim 2, wherein the secondary side circuit comprises a switch that shapes the PWM signal

rising time of the PWM signal.

to calibrate the  $V_o$  PWM signal to remove the possible error.

introduced because of the inherent delay time of the digital

isolator and to improve the accuracy of the

PWM  $V_o$

6. The central circuit of claim 5, wherein the first isolator

outputs the PWM signal to the first microcontroller

wherein the first microcontroller executes a logic high

bit of the PWM signal and uses the

contents of the specified documents are incorporated

changes in the

the invention is

wherein the first microcontroller samples a voltage across

the capacitor at a sampling time set by a period of the

PWM signal received from the first isolator.

## EQUIVALENTS

While the invention has been described with respect to

various changes may be made to the embodiments without departing from the scope of the invention. Accordingly, the

side circuit comprises a sampling circuit including a capacitor

that is charged and discharged according to a duty cycle

the invention is not to be limited thereby.

described above.

illustrative embodiments thereof, it will be understood that

the invention is not to be limited thereby.

regarding the securing "the claim to a

selected value.

7. The control circuit of claim 1, where

circuit that senses the secondary side output

rises an error amplifier that produces the error

illustrative embodiments thereof, it will be understood that

the invention is not to be limited thereby.

The invention cl

power converter;

output voltage;