



TTGAA11000024250

$\text{C}_6\text{H}_5\text{CH}_2\text{COO}^- + \text{H}_3\text{O}^+ \rightarrow \text{C}_6\text{H}_5\text{CH}_2\text{COOH} + \text{H}_2\text{O}$

JKG-11-800-040-PC

United States Patent and Trademark Office

\*May 21, 2024

Liu et al.

(45) Date of Patent:

(71) Applicant: Queen's University at Kingston,  
Kingston (ON) N1A 1A1  
(50) Field of Classification

(CN): Bo Sheng, Kingston (CA)

U.S. PATENT DOCUMENTS

323/902

10-103457 B1\* 1/2010 Hande


6/21.13

C. 134(5) by 0 days.

US 11,990,843 B2

Page 2

Primary Side | Secondary Side



CDTR, US Parton May 21, 2024, Sheet 2 of 10, Job 11000041000

Secondary side  $V_0$



high

Primary side: 01 Sec

$T_h$



U.S. Patent


MAY 21, 2024

SHEET 4 OF 10

US 11,990,845


Side

Primary Side of Coverlet



U.S. Patent and Trademark Office  
May 21, 2024 Sheet 6 of 16 US 11,778,343 B2

Patent Drawing




U.S. Patent

Sheet 8 of 10

May 21, 2024

Sheet 8 of 10

US 11,000,842 D2



U.S. Patent

M. 21, 2024

CL 40 C 10

US 11,000,942 D2

U.S. DEPT.

FIG. 14-660-012-00

LIC 11 000 942 DC

isolator at the primary side to produce a control signal; and primary side power switching devices of the isolated power converter to regulate the secondary side output voltage at a desired value using a first microcontroller to determine the value of the secondary side output voltage to another aspect of the invention relates to an isolated

**5**

FIG. 11 is a schematic diagram of a  $V_o$  sensing circuit according to one embodiment.

**6**

sensing a signal that is directly proportional to the value of the output voltage from one side of the isolation barrier

or a digital isolator OP2. The optocoupler or digital isolator

improved by automatically calibrating its steady state oper-

ating point with the output voltage feedback loop using an

$V_{PUMP}$  (the output of a

OP2) will have same sha-

le optocoupler or "digital" isolator, implemented together with an analog optocoupler (OP1), as

shown in FIG. 3. As shown in FIG. 5, A suitable device is a three-terminal

adjustable shunt regulator with a voltage reference and

internal error amplifier, such as TL431 available from Texas

coupler or digital isolator OP2.

In this description, the terms "optocoupler" and "digital

value. The error voltage

secondary side wires primary

or2 using the analog optocoupler

ing (that is, they perform effectively equivalent function), output voltage  $V_o$  to its steady state

unless otherwise indicated below, drawing on the symbol for  $V_{PUMP}$  vector transferred from the non-

an optocoupler is used for both an optocoupler implemen-

side of the converter as Verre

For example if the load is the output voltage is  $V_{o2} = 20V$ .  $V_{o2}$  remains If  $V_{o2}$  has a step change of  $\Delta V_{o2}$ ,  $V_{o2}$  changes instantaneously. For example if the switching frequency is  $f_s = 25\text{kHz}$  and  $\Delta V_{o2} = 100\text{mV}$ ,  $V_{o2}$  will take about  $200\text{ns}$  to change from  $20V$  to  $20.1V$ . The primary side MCU2 at the  $25V$  supply voltage can predict the output voltage change accurately by  $\Delta V_{o2}$  at the  $25V$  supply voltage. This means that if  $V_{o2}$  changes quickly from  $20V$  to  $20.1V$ , it will take  $V_{o2}$  about  $200\text{ns}$  to change from  $20V$  to  $20.1V$ . This delay may be substantially avoided by the embodiment of FIG. 6.

the primary side MCU2 can achieve accurate output over

Such delay may be substantially avoided by the embodiment of the invention as shown in FIG. 11.

accurate PWM Vo sensing circuit that achieves accuracy of

primary side by the optocoupler or optical isolator as

The duty cycle of the second PWM signal ( $V_0$  PWM) is

power converter:

to calibrate the  $V_0$  PWM signal to remove the inevitable error of the digital

calibrates a steady state as in claim 10, the steady state output voltage, and uses the steady state gain to cal-

introduced beca-

PWM  $V_0$  sensing.

Similarly, the T<sub>high</sub> time detection method as described in

determine an actual secondary side output voltage; wherein the first primary side circuit controls the primary with respect to the embodiment of FIG. 8 may also be used.

claim 4, wherein the second de circuit comprises an error amplifier that error voltage.

control circuit of claim 1, wherein the first primary uses a duration of the T<sub>high</sub> interval of the having a magnitude that

the secondary side output

apparent to one skilled in the art based on the embodiments described above.

The contents of all cited documents are incorporated herein by reference in their entirety.

5. The control circuit of

illustrative embodiments thereof, it will be understood that various changes may be made to the embodiments without departing from the scope of the invention. Accordingly, the described embodiments are to be considered exemplary and the invention is not to be limited thereto.

power converter using a first secondary side circuit that

produces a pulse width modulation (PWM) signal proportional to a value of the secondary side output voltage;

senses a secondary side isolation barrier to a primary side of the isolated power

logic high time (T<sub>high</sub>) interval that is proportional to a value of the secondary side output

using a first primary side circuit to receive the PWM

The invention claimed is:

comprising:

a first secondary side circuit that

having a proportion

pling circuit including a capacitor that is charged and discharged according to the T<sub>high</sub> interval of the PWM signal, and a switch that shapes the PWM signal

received from the first isolator by reducing a falling time and rising time of the PWM signal;

pling circuit including a capacitor that is charged and

wherein the first primary side circuit samples a voltage

across the capacitor at a sampling time set by a period of the PWM signal and a switch that shapes the PWM signal

across the capacitor at a sampling time set by a period of the PWM signal, and a switch that shapes the PWM signal

received from the first isolator by reducing a falling time and rising time of the PWM signal;

wherein the sampled voltage

by the first primary side

wherein the sampled voltage across the capacitor is used by the processor to determine a gain of the sampling

across the capacitor at a sampling time set by a period of the PWM signal; and

switching devices of the isolated power

circuits, and to control primary side power switches, wherein the first primary side circuit comprises a comparator that compares the PWM

regulate the secondary side output voltage

8. The method of claim 7, wherein the first secondary side circuit, and to control primary side power switches, wherein the first primary side circuit comprises a comparator that compares the PWM

regulate the secondary side output voltage

9. The method of claim 7, wherein the first primary side circuit, and to control primary side power switches, wherein the first primary side circuit comprises a comparator that compares the PWM

regulate the secondary side output voltage

**15**

wherein the first primary side circuit determines a steady-state output voltage.

**16**

having a logic high time ( $T_{high}$ ) interval that is proportional to a value of the secondary side output voltage using the reference voltage calculator to calculate a steady-state value near the steady-state output voltage, and wherein the steady-state output voltage is determined by an actual value of the first secondary side output voltage.

ing a processor that receives the PWM signal from the first primary side circuit including a capacitor that is charged and

is coupled with the secondaries of the full-bridge power converter to regulate the secondary side output voltage at the selected value.

10

a first primary side circuit including a sampling circuit that receives the PWM signal from the first primary side circuit including a capacitor that