Experimental Demonstration of a Novel 5/10-Gb/s Burst-Mode Clock and Data Recovery Circuit for Gigabit PONs

Ming Zeng, Bhavin J. Shastri, Nicholas Zicha, and David V. Plant

Photonic Systems Group, Department of Electrical and Computer Engineering, McGill University, Montréal, QC H3A 2A7, Canada. ming.zeng@mail.mcgill.ca

Abstract: A novel 5/10-Gb/s burst-mode receiver featuring instantaneous (0-bit) phase acquisition for any phase step $(\pm 2\pi)$ between packets in GPON is demonstrated. Our design is based on an oversampling local oscillator and a phase picking algorithm. ©2009 Optical Society of America **OCIS codes:** (060.4250) Networks; (060.4510) Optical communications

1. Introduction

Gigabit-capable passive optical networks (GPONs) are an emerging multi-access network technology that provide a low-cost method of deploying fiber-to-the-home. Fig 1(a) shows an example of a GPON with our work in context. In the upstream direction, the network is point-to-multipoint: using time-division multiple access (TDMA), multiple optical network units (ONUs) transmit bursty data to the optical line terminal (OLT). Due to optical path differences, packets can vary in phase and amplitude. To deal with these variations, the OLT requires a burst-mode plcuocGTlef Tw 15.6y5(a)ypks3afe0

ith phase acquisition by a clock phase aligner (CPA). This

whas acquisition time which must be as short as possible. In g use of an oversampling CDR operated at twice the bit rate instrate a 5 Gb/s BMRx that achieves instantaneous (0-bit) een consecutive packets, with packet loss ratio (PLR) < 10

-6

and bit-error rate (BER) $< 10^{-10}$. In addition, we achieve this in a much more cost-effective manner by employing a simple local oscillator (LO), and thus eliminating the need of complex and expensive CDR circuits based on phase-locked loops (PLLs).

2. Burst-mode receiver configuration

A block diagram of the BMRx is shown in Fig 1(b). An LO or a CDR can be used to either generate a clock signal, or recover the clock from the incoming bursty data, respectively. The CDR/LO is followed by a 1:16 deserializer from Maxim-IC (MAX3950). The lower rate parallel data is then brought onto a Virtex IV field programmable gate array (FPGA) from Xilinx for further processing. On the board, it is first necessary to further parallelize the data and clock to a lower frequency that will ensure proper synchronization and better stability of these signals before they can be sent to the CPA for automatic phase acquisition. Thus, an integrated double-data rate (DDR) 1:8 deserializer is implemented on the FPGA. Automatic detection of the payload is implemented on the

Authorized licensed use limited to: McGill University. Downloaded on May 05,2010 at 18:32:44 UTC from IEEE Xplore. Restrictions apply.

(




Fig 2. (a) PLR and BER vs. signal power. (b-d) PLR vs. phase step. (e) Burst-mode penalty. (f) Preamble length penalty. (g) PLR vs. CID immunity. (h) Measured input and output waveforms.

acquisition time, as demonstrated in this work, more bits are left for amplitude recovery, thus reducing the burstmode sensitivity penalty. Alternatively, with the reduced number of bits, more bits can be used for the payload, thereby increasing the information rate.

To determine the burst-mode penalty of the receiver, we plot the PLR as a function of the received signal power in Fig 2(e). The PLR performance of the CDR sampling continuous data at the bit rate with no phase difference is compared to the PLR performance of the BMRx sampling bursty data with a worst-case phase difference, = /2rads. Both measurements are made for a 0-bit preamble. We observe a power penalty of less than 1 dB due to $2\times$ oversampling and the phase picking algorithm. If there does exist a worst-case phase difference between the