
 [\[Name\]](#), Senior Member, IEEE,  [\[Name\]](#), Senior Member, IEEE
 (Invited Paper)

Abstract—The explosion of artificial intelligence and machine-learning algorithms, connected to the exponential growth of the exchanged data, is driving a search for novel application-specific hardware accelerators. Among the many, the photonics field appears to be in the perfect spotlight for this global data explosion, thanks to its almost infinite bandwidth capacity associated with limited energy consumption. In this review, we will overview the major advantages that photonics has over electronics for hardware accelerators, followed by a comparison between the major architectures implemented on Photonics Integrated Circuits (PIC) for both the linear and nonlinear parts of Neural Networks. By the end, we will highlight the main driving forces for the next generation of photonic accelerators, as well as the main limits that must be overcome.


Index Terms—Matrix-vector multiplication, photonics, PICs, silicon photonics, tensor core.

The exponential growth of artificial intelligence (AI) and machine-learning algorithms, connected to the exponential growth of the exchanged data, is driving a search for novel application-specific hardware accelerators. Among the many, the photonics field appears to be in the perfect spotlight for this global data explosion, thanks to its almost infinite bandwidth capacity associated with limited energy consumption. In this review, we will overview the major advantages that photonics has over electronics for hardware accelerators, followed by a comparison between the major architectures implemented on Photonics Integrated Circuits (PIC) for both the linear and nonlinear parts of Neural Networks. By the end, we will highlight the main driving forces for the next generation of photonic accelerators, as well as the main limits that must be overcome.

Index Terms—Matrix-vector multiplication, photonics, PICs, silicon photonics, tensor core.

References

1/1/2023 12:00 PM



3. 72, 66, 33.

$N(N-1)$, N
 $O(N^2)$
 $N \log(N)$
 3. 2,



Fig. 5. Schematic diagram of the optical circuit. The input light is coupled into the on-chip fiber (OCF) and then propagates through the optical interference unit (OIU) and the monitor tap. The output light is coupled out of the OCF and is detected by the monitor tap. The MO is the monitor output.

• *Domain Crossings:*

8- 5G

55

()

125

126

127

• *Architectures:*

23

125 *Adv. Photon. Res.*, 2021, 2, 2000033.

126 *IEEE J. Sel. Topics Quantum Electron.*, 2006, 12, 412-421.

127 *Nanotechnol.*, 2015, 26, 34-344005.

128 *Microprocess. Microsyst.*, 2017, 50, 113-126.

129 *arXiv:2208.03588*, 2022.

130 *Proc. Opt. Fiber Commun. Conf. Exhib.*, 2020, 45 (45).

131 *Proc. IEEE 34th Int. Conf. Comput. Des.*, 2016, 41-48.

132 *Proc. IEEE Int. Interconnect Technol. Conf./Adv. Metallization Conf.*, 2016, 2-4.

133 *IEEE Int. Electron Devices Meeting*, 2019, 3.

134 *Optica*, 2018, 5, 7, 876-883.

Nicola Peserico

2018, 2019,

Bhavin J. Shastri

2012, 2016, 2018, 2012, 2016, 2017, 2020, 2022, 2014, 2012, 2011, 2017

1.1247, 1.5, 70, 65, 100, 2020, 2022, 2014, 2012, 2011, 2017

Volker J. Sorger

Optica, Nanophotonics, Applied Physics Reviews eLight, Chips, Nanophotonics.